This article introduced the issues when running 55nm BEOL MHM (Metal Hard Mask) AIO (All-In-One) Etch during manufacturing. Two kinds of issues are studied: one is the post etching condensation and another is the particles formed on unetch wafers. Both issues show slot correlation which depends on wafer position in FOUP (Front Open Unified Pod): lower slots are defect free while upper slots getting worse. Experiments are carried on to study the slot effect as well as Q-time impact. It is identified that F (Fluorine) contained outgas generates the defects which impacted the wafers in the upper slots within FOUP. Compared to tightening Q-time and FOUP splitting, installing Purge Storage is much easier to control for massive production. It's a kind of "In-situ" degas solution, simple but very effective. Furthermore it could be good reference to other more applications.
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Instruction
Copper (Cu) and low-k material is imported to reduce Backend RC delay as devices are scaled to smaller dimensions. The low-k material is softer than SIO2 and Carbon (C) rich dielectric film, usually it used to reduce the etch damage by decreasing physical bombardment while enhancing chemical reaction. Subsequently, more by-product residue is remained post etch (1) (2). Usually those residues can be removed by wet clean, but the Q-time between etch and later wet clean must be controlled carefully. MHM (Metal Hard Mask) AIO (All-In-One) Etch is the most popular advance solution of low-k dualdamascenes etch (DD etch) for less low-k damage and better CD control. High chamber temperature is used in the process to vaporize metallic polymer (Ti) produced during etch process. Thus, the etched wafer is getting hotter and it is easy to cause faster outgassing, which is easy to generate condensed defects in the FOUP environment and hard to be removed by subsequent wet clean process; in additional, the outgas from the etched wafer diffuses to the surface of the un-etch wafers and form defects which induce block etching later. Eventually it results in Cu missing at subsequent Cu platting process. In this paper, it investigated a Q-time related defect problem in 55nm BEOL MHM AIO etching. When there are more than a dozen of wafers in the FOUP, initially condensation defect is found on etched wafers, which would shorten the Q-time margin between etch and wet clean to 1 hour. After that, slot dependent Cu missing is found and same trend is observed on yield loss as well, which indicates the un-etch wafers are also suffered. Experiments have been executed to study on both issues; F concentration is identified as the root cause, while slot-effect is explained as well. Splitting the full lot to small lots and putting small lot on lower slots can constrain this issue. However, either frequently FOUP splitting or controlling Q-time in a short one hour is not acceptable as mass productive manufacturing. As another solution, attaching Purge Storage to the etch tool body to purge away outgas immediately was introduced. With the same experiments, it is verified that the Purge Storage solution could fix the issues actually. It's simple while effective.
(a) (b) Figure 1 . (a) Condensed defect on wafers after AIO etch, (b) Yield loss matches inline defect count, particle formed on un-etch wafer, also has strong slot correlation. 
Experimental
Full lots of engineering pattern wafers are used to study. Except base line recipe, another F rich recipe is developed as worse condition test since supposing that more F contained outgas would generate more defects, here called recipe B. Different Q-time experiments are designed as well. To study two kinds of defects individually, two approaches are designed to test impact on etched wafers and un-etch wafers, as shown in Figure 3 . Except Slot5/15/21 to 25, the rest wafers will be etched to test the impact on unetch wafers [ Figure 3(b) ]. Defect scan is done on the un-etch wafers with photo resist on top. Detailed condition is listed in TABEL II. 
Results and Discussion

A. Condensation on etched wafer
Based result shown in Fig 4, such conclusions can be draw as: 1) the F is richer the defect performance is worse; 2) Tightening Q-time from etch to wet clean helps on reducing the defect, but can't cover the F richer recipe; 3) By placing the etched wafer in Purge Storage for certain time (>10min), it not only almost get defect free on both recipes but also prolong the Q-time margin for 6 times. 2) Wafers at bottom site in FOUP (slot5/15) always have good defect performance, shown on Figure 5 , so that putting wafers at the FOUP bottom only could be one technical solution. However, it is not effective due to needs adding more manual job loading, not the best way for auto massive production 3) By placing the etched wafer in Purge Storage for certain time (>10min), no matter which etch recipe is used, slot21 to 25 have as good performance as slot5 and 15, even longer outgassing time is provided to the etched wafers. It indicates that Purge Storage achieves defects free without any constrain on process.
C. Failure model analysis and validation
Since F richer recipe has worse performance, the issue must be linked to F concentration. Since the wafer surface is very hot after dry etching, there is an up direction flow formed inside the FOUP due to the temperature difference, which brings the outgassing from bottom to top [Fig 6(a)] (1) . As a result, F density is higher on upper slots except top slot [Fig 6(b) ], which explained the slot-effect. From the Q-time condition tested, it's observed that the defects form quite fast, especially as using F rich recipe, so that degassing has to be executed as soon as possible. Thus, quick moving etch wafer to Purge Storage is more effective, since it is an "In-situ" degas treatment right after wafer processed. . 
Conclusion
The F contained outgas induced defects are the root cause of low yield. This article focus on the investigation to find out the defect mechanism and the slot correlation depends on the wafer position in FOUP. SiF 4 and CuF 2 polymer react with moisture in the environment and releases HF. This HF will cause two kinds of defects: TiF 4 residue by reacting with oxidized TiN on the surface of etched wafers; (NH 4 )F condensation by reacting with NH 3 in the atmosphere on the surface of un-etch wafers. Both kinds of defects will induce yield loss eventually. Base on this conclusion, adding Purge Storage is applied as in-situ degas solution. Q-time could be prolonged while keeping consistent yield, also verified by the ion chromatography checking, F density is significant decreased as well. In a word, adding Purge Storage is a simple and effective in-situ degas solution.
